Recent Searches

You haven't searched anything yet.

3 Jobs in Folsom, CA

Intel
Folsom, CA | Full Time
$105k-128k (estimate)
3 Weeks Ago
Micron Technology
Folsom, CA | Full Time
$117k-144k (estimate)
1 Month Ago
Intel
Folsom, CA | Full Time
$122k-155k (estimate)
4 Months Ago
Product Development Engineer (Testchip Post-Si Execution)
Intel Folsom, CA
$105k-128k (estimate)
Full Time | Semiconductor 3 Weeks Ago
Save

Intel is Hiring a Product Development Engineer (Testchip Post-Si Execution) Near Folsom, CA

Job DescriptionCome join the fast-paced and ever innovative area of Test Chip manufacturing and validation under the Design Engineering Group at Intel. We work on the latest IPs and process nodes across Intel's portfolio.
Responsibilities Are The Following But Not Limited ToDrives and develops testability and manufacturability of integrated circuits from the component feasibility stage through production ramp. Contributes to design, development, and validation of testability circuits, test flows, and methodologies for new products through evaluation, development, and debug of complex test methods. Interfaces with process development, fab, factory, assembly, quality and reliability, and manufacturing groups to enable postsilicon HVM ramp. Evaluates new designs on automatic test equipment (ATE) and works with the design, DFx, and product development teams to debug functionality and performance issues to root cause. Performs ATE device characterization, utilizes that data to define datasheet specifications and performs yield analysis. Collaborates with designers to drive design for test/debug/manufacturing (DFT/DFD/DFM) features enabling efficient production testing of new products. Develops and debugs complex software programs to convert design validation vectors and drive complex test equipment. Creates and tests validation and production test hardware solutions. Tests, validates, modifies, and redesigns circuits to guarantee component margin to specification. Analyzes and evaluates component specification versus performance to ensure optimal match of component requirements with production equipment capability with specific emphasis on yield analysis and bin split capability. Ensures manufacturability over process and product design through thorough analysis of process and spec corners and works with design to resolve yield issues before manufacturing ramp. Drives test time reduction through analysis of fallout data versus test time for various IPs to balance and drive overall product cost optimizations. Analyzes early customer returns with emphasis on driving test hole closure activities. Creates and applies concepts for optimizing component production relative to both quality and cost constraints. Leads and drives manufacturing readiness from fab, assembly, and test factory to support engineering sample and customer sample generation (ES milestones), wafer start planning, product qual execution strategy and capacity analysis, and assembly and test site certification activities. Works with fab, assembly, and test factory partners and planners to support production ramp. May also manage execution of new product introductions in the fab, fab process targeting, product/process optimizations, and participate in factory task forces to bring product perspective and respond to product issues. Optimizes product supply through data analysis of postsilicon binsplit, die level cherry pick (DLCP), and optimize sort/test content and yield downstream through data analysis.
#DesignEnablement
QualificationsYou must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the requirements and are considered a plus factor in identifying top candidates.
Minimum QualificationsCandidate must possess a BS degree with 4 years of experience or MS degree with 3 years of experience or PhD degree with 1 years of experience in Electrical Engineering or related field.
3 years of experience in the following:
  • Scan architecture, Stuck-At scan, At-Speed scan.
  • SOC analog/logic validation and characterization.
  • Circuit design/Si process/test domains.
  • Background in ATE, automated test equipment.
  • Background in test program and content development tools/methods/flows.
Preferred Qualifications3 years of experience in the following:
  • Memory BIST (MBIST), SSA memory architecture, LSA memory architecture, Array Redundancy, and Cache Repair.
  • Microprocessor test (ATE and/or system test and/or pre-silicon verification) .
  • Analog/logic/array/functional validation in post-Si/MFG (and/or pre-Si).
  • DFT/DFD, hardware testing methods and tools
  • Hardware language (Verilog/SV) and scripting language (Perl/Python).
Inside this Business Group
Manufacturing and Product Engineering (MPE) is responsible for test development across product segments, supporting 95% of Intel's revenue. We deliver comprehensive pre-production test suites and component/physical debug capabilities to enable high quality, high volume manufacturing.
Posting Statement
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
BenefitsWe offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here.
Annual Salary Range for jobs which could be performed in US, California: $123,139.00-$203,801.00
  • Salary range dependent on a number of factors including location and experience
Working Model
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. In certain circumstances the work model may change to accommodate business needs.

Job Summary

JOB TYPE

Full Time

INDUSTRY

Semiconductor

SALARY

$105k-128k (estimate)

POST DATE

06/01/2024

EXPIRATION DATE

07/22/2024

WEBSITE

intel.com

HEADQUARTERS

SANTA CLARA, CA

SIZE

>50,000

FOUNDED

1968

TYPE

Public

CEO

PATRICK GELSINGER

REVENUE

>$50B

INDUSTRY

Semiconductor

Related Companies
About Intel

Intel is a California based technology company that designs and builds processors, motherboards, electronic disk, storage devices and mobile chips.

Show more

Intel
Full Time
$87k-105k (estimate)
1 Day Ago
Intel
Full Time
$87k-105k (estimate)
1 Day Ago
Intel
Intern
$74k-86k (estimate)
3 Days Ago

The job skills required for Product Development Engineer (Testchip Post-Si Execution) include Product Development, Production Support, etc. Having related job skills and expertise will give you an advantage when applying to be a Product Development Engineer (Testchip Post-Si Execution). That makes you unique and can impact how much salary you can get paid. Below are job openings related to skills required by Product Development Engineer (Testchip Post-Si Execution). Select any job title you are interested in and start to search job requirements.

For the skill of  Product Development
Elevate Search
Full Time
$157k-186k (estimate)
1 Week Ago
For the skill of  Production Support
Nationwide Skilled Trades
Full Time
$104k-138k (estimate)
5 Months Ago
Show more

The following is the career advancement route for Product Development Engineer (Testchip Post-Si Execution) positions, which can be used as a reference in future career path planning. As a Product Development Engineer (Testchip Post-Si Execution), it can be promoted into senior positions as an Industrial Engineer IV that are expected to handle more key tasks, people in this role will get a higher salary paid than an ordinary Product Development Engineer (Testchip Post-Si Execution). You can explore the career advancement for a Product Development Engineer (Testchip Post-Si Execution) below and select your interested title to get hiring information.